

CLAIMS

1. A finger front end for processing a plurality of channels, comprising:

a shift register for receiving and shifting in I and Q samples, wherein a plurality of the I and Q samples are accessible in parallel fashion;

a parallel sum calculator for receiving the plurality of I and Q samples and producing an I and Q result; and

a scheduler for controlling the shift register and the parallel sum calculator such that they are time-shared to produce results in sequence for each of the plurality of channels.

2. A receiver having a finger front end for processing a plurality of channels comprising:

a shift register for receiving and shifting in I and Q samples, wherein a plurality of the I and Q samples are accessible in parallel fashion;

a parallel sum calculator for receiving the plurality of I and Q samples and producing an I and Q result; and

a scheduler for controlling the shift register and the parallel sum calculator such that they are time-shared to produce results in sequence for each of a plurality of channels.

3. The receiver of claim 2, further comprising a digital signal processor for configuring each of the plurality of channels and receiving their corresponding outputs.

4. The receiver of claim 3, further comprising a searcher for determining channel parameters and providing them to the digital signal processor for configuration of each of the plurality of channels therewith.

0052436 050001
005050 04029800

a scheduler for controlling the shift register and the parallel sum calculator such that they are time-shared to produce results in sequence for each of a plurality of channels.

performing a parallel sum calculation on the plurality of I and Q samples to produce an I and Q result, the accessing and parallel sum calculation being performed once per round for each of a plurality of channels.

11. The method of claim 10, wherein the parallel sum calculation comprises:

generating a plurality of I and Q PN sequence values each cycle according to the channel;

despreading the plurality of I and Q samples with the plurality of I and Q PN sequence values to produce a plurality of despread I and Q results; and

summing the plurality of despread I and Q results to produce the I and Q result.

12. In a finger front end, a method of performing chip rate processing for a plurality of channels, comprising:

receiving I and Q samples as inputs to a shift register at a sampling rate, the shift register sized to hold a quantity of I and Q samples sufficient for a round;

accessing a plurality of I and Q samples spaced chip widths apart simultaneously from the shift register in accordance with an index address, the index address corresponding to the I and Q samples associated with a channel;

performing a parallel sum calculation on the plurality of I and Q samples to produce a partial I and Q result;

accumulating the partial I and Q result with one of a plurality of partial I and Q accumulation results associated with the channel; and

outputting the accumulated I and Q results on channel symbol boundaries corresponding to a spreading factor associated with the channel, the accessing, parallel sum, accumulation, and conditional outputting being performed once per round for each of a plurality of channels.

THEORY

13. The method of claim 12, wherein the parallel sum calculation comprises:

generating a plurality of I and Q PN sequence values each cycle according to the channel;

despreading the plurality of I and Q samples with the plurality of I and Q PN sequence values to produce a plurality of despread I and Q results; and

summing the plurality of despread I and Q results to produce the partial I and Q result.

14. The method of claim 12, wherein the parallel sum calculation comprises:

generating a plurality of I and Q PN sequence values each cycle according to the channel;

despreading the plurality of I and Q samples with the plurality of I and Q PN sequence values to produce a plurality of despread I and Q results;

generating a plurality of covering sequence values each cycle according to the channel;

discovering the plurality of despread I and Q results with the plurality of covering sequence values to produce a plurality of discovered I and Q results; and

summing the plurality of discovered I and Q results to produce the partial I and Q result.

DEPT. OF THE ARMY

15. The method of claim 12, wherein the parallel sum calculation comprises:

generating a plurality of I and Q PN sequence values each cycle according to the channel;

despreading the plurality of I and Q samples with the plurality of I and Q PN sequence values to produce a plurality of despread I and Q results;

generating a plurality of phase values each cycle according to the channel;

rotating the plurality of despread results with the plurality of phase values to produce a plurality of rotated I and Q results;

generating a plurality of covering sequence values each cycle according to the channel;

discovering the plurality of rotated I and Q results with the plurality of covering sequence values to produce a plurality of discovered I and Q results; and

summing the plurality of discovered I and Q results to produce the partial I and Q result.

16. The method of claim 12, wherein the parallel sum calculation comprises:

generating a plurality of I and Q PN sequence values each cycle according to the channel;

despreading the plurality of I and Q samples with the plurality of I and Q PN sequence values to produce a plurality of despread I and Q results;

generating a plurality of covering sequence values each cycle according to the channel;

discovering the plurality of despread results with the plurality of covering sequence values to produce a plurality of discovered I and Q results;

summing the plurality of discovered I and Q results to produce an I sum and a Q sum;

09052436:050001

generating a phase value each cycle according to the channel;
and
rotating the I sum and Q sum with the phase value to produce
the partial I and Q result.

17. A finger front end for processing a plurality of channels, comprising:

a shift register for receiving and shifting in I and Q samples, wherein a plurality of the I and Q samples are accessible in parallel fashion in accordance with an index address;

a parallel sum calculator for receiving the plurality of I and Q samples according to the index address and producing an I and Q result;

a scheduler for generating control of the shift register and the parallel sum calculator such that they are time-shared to produce results in sequence for each of the plurality of channels, wherein the control comprises:

an active channel value for indicating which of the plurality of channels corresponds to the output of the parallel sum calculator; and

an index address for accessing the shift register in accordance with the active channel.

18. The finger front end of claim 17, wherein the parallel sum calculator comprises:

a PN generator for generating a plurality of I and Q PN sequence values each cycle according to the active channel;

a plurality of despreaders for despreading the plurality of I and Q samples with the plurality of I and Q PN sequence values to produce a plurality of despread I and Q results; and

a summer for summing the plurality of despread I and Q results to produce the I and Q result.

THE UNIVERSITY OF CHICAGO

19. The finger front end of claim 18, wherein the parallel sum calculator further comprises a plurality of rotators for rotating the despread I and Q results according to one or more phase values associated with the active channel and delivering a plurality of rotated I and Q results to the summer for summing to produce the I and Q result.

20. The finger front end of claim 18, wherein the parallel sum calculator further comprises:

a covering sequence generator for producing a plurality of covering sequence values according to the active channel; and

a plurality of discoverers for discovering the despread I and Q results with the plurality of covering sequence values and delivering a plurality of discovered I and Q results to the summer for summing to produce the I and Q result.

21. The finger front end of claim 19, wherein the parallel sum calculator further comprises:

a covering sequence generator for producing a plurality of covering sequence values according to the active channel; and

a plurality of discoverers for discovering the despread I and Q results with the plurality of covering sequence values and delivering a plurality of discovered I and Q results to the plurality of rotators to produce the plurality of rotated I and Q results.

22. The finger front end of claim 20, wherein the parallel sum calculator further comprises a rotator for rotating the output of the summer with a phase value in accordance with the active channel to produce the I and Q result.

23. The finger front end of claim 17, further comprising an accumulator for accumulating the I and Q result in a partial accumulation for each active channel and conditionally outputting the partial accumulation on symbol boundaries in accordance with the spreading factor associated with the active channel.

24. A finger front end for processing a plurality of channels, parameterized by:

P, a parallelism factor;

S, a sampling rate;

MAX_CHANNELS, the maximum number of channels supported in the plurality of channels, determined by $(P \cdot S) - 2$;

CYCLES_PER_ROUND, the number of cycles in a round, determined by MAX_CHANNELS + 1; and

SHIFTER_LEN, the minimum shift register length, determined by $\text{CYCLES_PER_ROUND} + (P-1)*S$;

comprising:

a shift register of length SHIFTER_LEN for receiving and shifting in I and Q samples at sampling rate S, and wherein a plurality P of the I and Q samples are accessible in parallel fashion in accordance with an index address;

a parallel sum calculator for receiving the P I and Q samples according to the index address and producing an I and Q result;

a scheduler for generating control of the shift register and the parallel sum calculator such that they are time-shared to produce results in sequence for each of the MAX_CHANNELS once per round and wherein the control comprises:

an active channel value for indicating which of the plurality of channels corresponds to the output of the parallel sum calculator; and

an index address for accessing the shift register
in accordance with the active channel .

DESIGN

25. The finger front end of claim 24, further comprising an accumulator for accumulating the I and Q result in a partial accumulation for each active channel and conditionally outputting the partial accumulation on symbol boundaries in accordance with the spreading factor associated with the active channel, under control of the scheduler.

26. The finger front end of claim 25, wherein the parallel sum calculator produces, in addition to the I and Q result, partial sums corresponding to spreading factors less than P, and further comprising a selector for selectively outputting the partial accumulation or the partial sums in accordance with the spreading factor associated with the active channel, under control of the scheduler.

1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525

27. In a finger front end parameterized by:

P, a parallelism factor;

S, a sampling rate;

MAX_CHANNELS, the maximum number of channels supported in a plurality of channels, determined by (P*S)-2; and

CYCLES_PER_ROUND, the number of cycles in a round,
determined by MAX_CHANNELS + 1,

a method for producing an index associated with each channel, index CH , for accessing a parallel access shift register, comprising:

in each round of CYCLES_PER_ROUND:

remain idle for one cycle, refrain from accessing the shift register or ignore the results of such access; and

sequence through each channel, one channel per cycle, adjusting each channel's associated index, wherein the index adjustment comprises the following steps:

when the index associated with a channel is less than zero:

```

        increment    the    index    by
CYCLES_PER_ROUND;

```

refrain from accessing the shift register
or ignore the results of such access; and

remain idle for the duration of the cycle;

otherwise:

access the shift register utilizing the
index;

when a retard command is in effect,
decrement the index by 2;

when an advance command is in effect,
take no action;

```

        when neither an advance nor retard
command is in effect, decrement the index by 1;

```

Deborah

regardless of whether an advance or retard command is in effect, increment the index by $\text{CYCLES_PER_ROUND} - ((P*S) - 1)$.

28. The method of claim 27, further comprising:

incrementing a PN count value, associated with each channel, by P for each cycle in which the associated index is not less than zero; and
signaling the accumulator to output the partial accumulation on symbol boundaries determined by the spreading factor and PN count value associated with the channel.

29. The method of claim 27, further comprising:

incrementing a PN count value, associated with each channel, by P for each cycle in which the index associated with the channel is not less than zero;

when the spreading factor associated with the channel is P or greater, signaling the accumulator to output the partial accumulation on symbol boundaries determined by the spreading factor and PN count value associated with the channel; and

when the spreading factor associated with the channel is less than P, selecting the partial sums in accordance with the spreading factor.

00852436 0509001